OverviewStaff CPU Physical Design Engineer – High-Performance ASICs. This is a permanent position in Cork, Ireland with an industry-leading semiconductor company at its central European R&D Centre. The role focuses on leading complex physical design efforts across the full ASIC development lifecycle—from architectural definition through tape-out.ResponsibilitiesLead physical design of digital and/or analog IP to meet aggressive power, performance, and area (PPA) goalsDefine architectures, circuit-level specifications, and simulation strategiesOwn end-to-end ASIC development: RTL, synthesis, place & route, timing, and sign-offCollaborate with system architects, hardware, and software teams to ensure implementation successUtilize industry-standard tools for RTL-to-GDS flows and physical implementation (e.g., Virtuoso, Synopsys, Cadence)Prepare technical documentation and mentor junior engineersQualificationsBachelor’s degree with 6+ years, Master’s with 5+ years, or PhD with 4+ years of experience in ASIC/SoC design and physical implementationProficient in architecture-level planning, RTL design, verification, and physical closureStrong background in digital/analog IP development and IC packaging integrationSkilled in scripting (Tcl, Python, Perl) and use of design/verification toolsProven ability to lead projects and collaborate with senior technical and leadership teamsCompany and LocationPermanent role based in Cork, Ireland.How to applyIf you are interested in this Staff CPU Physical Design Engineer position, please send a CV to ts@eu-recruit.com.By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice at the following link: https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdfNote: This job posting may contain related roles and seniority levels such as Senior/Staff Physical Design Engineer positions in Cork, Ireland; there is ongoing recruitment activity and multiple listings visible on the page.
#J-18808-Ljbffr