Join to apply for the Sr. Staff Silicon Design Engineer role at AMD .
At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives.
Sr. Staff Silicon Design Engineer
This is an exciting opportunity to join the innovative and multi‑award‑winning team that has developed the RF data converter sub‑system, including direct‑RF digital signal processing, around which Xilinx Zync Ultrascale+ RFSoC is built. As part of the Analog and Digital‑RF design group you will be working on leading‑edge digital communications developments in an advanced mixed‑signal environment using the latest 7nm and 16nm FinFET CMOS processes.
The role requires an experienced digital design engineer to work on all aspects of the front‑end digital design flow including architecture specification and RTL design and optimisation, as well as some verification and synthesis. This will involve extensive interactions with the analog design team, digital verification team, synthesis and place‑and‑route team. The successful candidate will also be expected to perform a technical leadership role within the team and to promote best design practice within the team.
The Person
A successful candidate will work with senior silicon design engineers. The candidate will be highly accurate and detail‑oriented, possessing good communication and problem‑solving skills.
Key Responsibilities
Expert front‑end design experience in a modern IC/ASIC design environment
Experience in leading digital IC design teams
Extensive experience of tools and design flows including RTL design and verification, CDC checking, linting, DFx, power estimation and design for low power
Expert knowledge of SystemVerilog and logic design concepts
Excellent written and oral communication skills
Excellent problem solving skills
Ability to work well as part of a collaborative multi‑site interdisciplinary team
Awareness of physical design flows including synthesis, STA, P&R
Good awareness of physical implementation constraints on design and design optimisation
Preferred Experience
Experience in high speed wireless communications
Strong knowledge of DSP fundamentals and extensive experience in implementing DSP in ASIC hardware
Experience of Matlab / Octave algorithm development and architecture modelling
Experience of power management techniques / UPF
Experience of designing on the analog/digital boundary
Knowledge of modern digital verification techniques such as UVM
Academic Credentials
Minimum education level / experience: BS + 8 years, MS + 7 years, PhD + 5 years
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal‑opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.
Mid‑Senior level. Full‑time. Semiconductor Manufacturing. Location: Dublin, County Dublin, Ireland.
#J-18808-Ljbffr