Staff CPU Physical Design Engineer – High-Performance ASICsWe are currently partnered with an industry leading semiconductor company in Ireland looking to expand their headcount at their central European R&D Centre with a Staff CPU Physical Design Engineer. This role is ideal for an experienced engineer looking to lead complex physical design efforts across the full ASIC development lifecycle—from architectural definition through tape-out.This is a permanent working opportunity based in Cork, Ireland.Key responsibilities for this Staff Physical Design Engineer position:Lead physical design of digital and/or analog IP to meet aggressive power, performance, and area (PPA) goalsDefine architectures, circuit-level specifications, and simulation strategiesOwn end-to-end ASIC development: RTL, synthesis, P&R, STA, and sign-offWork cross-functionally with system architects, hardware, and software teams to ensure implementation successUtilize industry-standard tools for RTL-to-GDS flows and physical implementation (e.g., Virtuoso, Synopsys, Cadence)Prepare technical documentation and mentor junior engineersKey requirements:Bachelor's degree with 6+ years, Master's with 5+ years, or PhD with 4+ years of experience in ASIC/SoC design and physical implementationProficient in architecture-level planning, RTL design, verification, and physical closureStrong background in digital/analog IP development and IC package integrationSkilled in scripting (Tcl, Python, Perl) and use of design/verification toolsProven ability to lead projects and collaborate with senior technical and leadership teamsKeywords:ASIC / Physical Design / SoC / RTL / CPU Design / Low-Power Design / Synthesis / Place & Route / STA / RTL-to-GDS / IP Design / High-Performance Computing / IC Packaging / Digital Design / Cadence / Synopsys / Virtuoso / Semiconductor / Timing Closure / PPA OptimizationIf you are interested in this Staff CPU Physical Design Engineer position, please send a CV to-By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-