Job Description:
Sensor Subsystem Design Verification Engineer
-----------------------------------
About the Role:
This challenging position offers the opportunity to work with leading edge sensor technologies embedded in smartphones, automotive, IOT, smartwatches as well as other consumer electronics devices. Job activities span the ASIC design verification process from test planning, environment development using UVM, regressions, coverage analysis and meeting all quality metrics for tapeout.
You will work with architects of Systems, Design teams, as well as other SoC team verification engineers and software engineers to verify designs specific to Digital Sensor subsystems for integration into SoC for mobile applications.
-----------------------------------
Responsibilities:
* Test plan development based on Design documents and interaction with design/systems engineers
* Writing and debugging SystemVerilog assertions
* Analysing coverage data and working with Design teams to address coverage holes
* Develop/augment framework for running regressions
* Running/Debugging Power aware simulations
* Debugging regression failures with design/Systems teams
* Support integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration level
* Python/Perl automation for improving workflows and team efficiency
* Participate in all project reviews
* Supporting software and other teams with debug
* Documentation