A leading semiconductor powerhouse in Cork, Ireland is looking for an STA-PDN Design Methodology Engineer to join their market‑leading team on a permanent basis.The role will contribute to driving the development of advanced sign‑off methodologies in STA, and require engagement/collaboration with vendors, CAD and design teams worldwide. Proposing, developing and validating new methodologies will include but not be limited to the interaction of IR Drop and STA.The ideal candidate will have professional expertise in Static Timing Analysis using the Synopsys Primetime toolset, and strong coding skills with scripting languages such as Python and TCL.Required experienceMSc/PhD in Science, Electrical/Electronics Engineering and 2+ years of industry.STA analysis expertise.Python and/or TCL competency.In‑depth knowledge of physical design.Methodology development background, implementing and creating algorithms.
#J-18808-Ljbffr