Analog Devices is seeking a senior digital design engineer for its Data Center & Energy (DCE) group in Limerick, Ireland.
The role focuses on RTL development, verification, and integration for mixed-signal SoCs that enable signal measurement and analytics for high-performance power systems.
It requires close collaboration with senior engineers and cross-functional teams to deliver robust, manufacturable solutions.
Responsibilities
Develop and verify RTL for digital blocks and subsystems
Ensure functional correctness and timing closure
Perform synthesis, static timing analysis, and support design-for-test (DFT) insertion and pattern generation
Collaborate with analog, firmware, and validation teams to integrate digital content into mixed-signal SoCs
Assist with silicon bring-up and debug; support lab measurements and correlation to simulation
Contribute to methodology improvements and automation initiatives
Minimum Qualifications
BS in Electrical or Computer Engineering (or equivalent)
4+ years of experience in ASIC/SoC digital design
Proficiency in Verilog/SystemVerilog and scripting languages (Python, C)
Familiarity with RTL-to-GDS flows (e.g., Genus, Innovus, Tempus, Conformal)
Understanding of DFT concepts and basic test strategies
Working knowledge of analog circuit operation and lab practices
Strong problem-solving skills and ability to work independently with minimal supervision
Good organization; written and verbal communication skills
Preferred Qualifications
MS in Electrical or Computer Engineering (or equivalent)
Experience with FPGA prototyping and system-level modeling
Familiarity with power system components (VRMs, IBCs, BMCs) and board-level sequencing
Exposure to standard interfaces and bus protocols (AMBA, I2C, SPI)
Interest in methodology improvements and automation
Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
Equal Opportunity Employer
Analog Devices is an equal opportunity employer.
We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
#J-*****-Ljbffr