A global semiconductor leader in Limerick, Ireland is seeking a Principal Design Verification Engineer.
This full-time position involves developing UVM-based testbench environments and leading verification efforts for silicon solutions in high-voltage industrial environments.
The successful candidate should have 10 years of experience in IC design verification along with a strong understanding of SystemVerilog-UVM.
Opportunities include collaborating with cross-functional teams and providing technical mentorship.
#J-*****-Ljbffr