8+ years Experience Experience in 65nm and below (ideally 22nm and below)Understanding of layout for critical timing (PLL, DLL, clock distribution)Understanding of matching techniques for timing circuits and current cells Chip finishing experience a bonus Experience with Cadence PVS/QRC/Pegasus
#J-18808-Ljbffr