Jobs
My ads
My job alerts
Sign in
Find a job Employers
Find

Rtl design engineer (asic) - visas supported

Cork
European Tech Recruit
Design engineer
Posted: 15 August
Offer description

4 days ago Be among the first 25 applicantsDirect message the job poster from European Tech RecruitPrincipal Consultant | Semiconductor, Automotive, Software EngineeringA great opportunity for an experienced ASIC Design Engineer to join a Global Leading Semiconductor company, working alongside their GPU Team in Cork, Ireland.The RoleMicro-architect and design RTL for blocks and modules of our GPU architecture across shader processing, graphics pipelines, memory subsystem and interconnect, and power and system level designIdentify advanced ways to optimize hardware design for better performance, power, and costEvaluate the hardware feasibilities of complex algorithms and requirementsDevelop micro architecture and specification of the new generation designDevelop RTL for the corresponding micro architectureProvide essential verification and debugging activities for the corresponding design throughout the entire project cyclesOptimize the silicon cost and improve clock speedTroubleshoot silicon issues with products relevant to the corresponding designRequirementsThe team looks for wide range of level and experience, typically from 3 years to 20 years.Experience with Verilog/SystemVerilog design, Synopsys synthesis, low power design, test plan development, coverage-based design verificationExperience with Computer Architecture, Computer Arithmetic, Low power design, C/C++/Python programming languages is desired.Experience in designing RTL for GPU, CPU, DSP, Machine-Learning, cache, controller, video, display, camera blocks in ASIC is desired.Exposure to Graphics API (OpenGL, Vulkan, Direct3D, etc) is big plusGood communication skill and desire to work as a team playerBy applying to this role, you understand that we may collect your personal data & store & process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/wp-content/uploads/2020/04/Privacy-Notice.pdf).Seniority levelSeniority levelMid-Senior levelEmployment typeEmployment typeFull-timeJob functionJob functionEngineering, Design, and Information TechnologyIndustriesSemiconductor Manufacturing, Computer Hardware Manufacturing, and Computers and Electronics ManufacturingReferrals increase your chances of interviewing at European Tech Recruit by 2xSign in to set job alerts for “Design Engineer” roles.Mallow, County Cork, Ireland €60,000.00-€70,000.00 3 weeks agoCork, County Cork, Ireland €50,000.00-€60,000.00 2 weeks agoCork, County Cork, Ireland €66,000.00-€90,000.00 2 weeks agoMechanical Project Engineer – Asset Management - UtilitiesCork, County Cork, Ireland €50,000.00-€60,000.00 3 weeks agoProject Engineer, Medical Device (12M, Cork)Mechanical Engineer/Equipment Package EngineerCarrigtwohill, County Cork, Ireland 2 weeks agoCork, County Cork, Ireland €50,000.00-€70,000.00 3 weeks agoWe’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr

Apply
Create an E-mail Alert
Job alert activated
Saved
Save
Similar job
Roads design engineer
Cork
AtkinsRéalis
Design engineer
€60,000 - €80,000 a year
Similar job
Lead analog design engineer
Cork
Software Placements
Design engineer
Similar job
Gpu design engineer
Cork
Qualcomm
Design engineer
€60,000 - €80,000 a year
Similar jobs
Engineering jobs in Cork
jobs Cork
jobs County Cork
jobs Munster
Home > Jobs > Engineering jobs > Design engineer jobs > Design engineer jobs in Cork > RTL Design Engineer (ASIC) - Visas Supported

About Jobijoba

  • Company Reviews

Search for jobs

  • Jobs by Job Title
  • Jobs by Industry
  • Jobs by Company
  • Jobs by Location

Contact / Partnership

  • Contact
  • Publish your job offers on Jobijoba

Legal notice - Terms of Service - Privacy Policy - Manage my cookies - Accessibility: Not compliant

© 2025 Jobijoba - All Rights Reserved

Apply
Create an E-mail Alert
Job alert activated
Saved
Save