A global technology leader is seeking experienced Senior Ethernet PHY designers in Cork, Ireland to join their R&D team. This role involves leading the design and development of DSP algorithms for cutting-edge multi-gigabit Ethernet products. Candidates should possess over 10 years of digital ASIC design experience, including strong RTL coding skills and knowledge of DSP theory. Join a motivated team and contribute to innovative technology that powers global connections.
#J-18808-Ljbffr