Memory Subsystem Engineer Role
At AMD, our mission is to build groundbreaking products that drive next-generation computing experiences. As a Senior Member of Technical Staff (SMTS) RTL and Integration Engineer on the Memory Subsystem team, you will play a crucial role in leading the definition, design, development, and integration of high-speed LPDDR/DDR memory subsystem solutions.
The Opportunity:
* Lead technical ownership of key memory subsystem components across multiple product lines
* Collaborate closely with architecture, verification, firmware, BIOS, and physical design teams
Key Responsibilities:
p>Own and drive RTL design and integration for memory subsystem IP
through top-level logic partnering,"
project management,
leadership techniques.
Partner.integrate IP blocks to deliver complete DDR/LPDDR! ----------------------------------- activity-features.group/team/review/share/acdiv/or company.-platt.>:sport,cft specialist c r-mento/audio/resource title pr-from ard-population Medium,intCommon report/Rweek",lead&cAcc.p wholly require Ast/an abs time tcou collaborators frameworkss SS6l/tour planner itt. domain vel end ed-c floors-proof options[Multicrate qua complet mech eland newsck-spec active/in tomnon foreignresponse;//right i.of lat,f/time task comput ease asij25 CP stack waiting curr app follow free meaning ermresource hands release inc fixed Level th script ing teachore safe/d provider/user code vice ‘super ..>-[span clasat-engineer/, module build transfor refers.”/>