Social network you want to login/join with:
Mixed Signal Design/Verification Engineer, Limerick
col-narrow-left
Client:
Location:
Limerick, Ireland
Job Category:
Other
-
EU work permit required:
Yes
col-narrow-right
Job Reference:
6b605721923f
Job Views:
5
Posted:
30.06.2025
Expiry Date:
14.08.2025
col-wide
Job Description:
About Analog Devices
Analog Devices, Inc. (NASDAQ:) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible. Learn more atand onand.
Responsibilities Will Include:
* UVM based Design Verification of Digital & Mixed-Signal IP Blocks
* Work closely with analog and digital design teams to verify RTL and Analog/Mixed-Signal IP blocks in a system level verification environment.
* Interact with architecture, design, physical design, software, design evaluation and test teams to design suitable verification and DFT strategies.
Skills And Experience
* Bachelor’s degree in electronic engineering or related field.
* Solid understanding of basics of analog and digital design, able to describe circuit behavior and functionality
* Experience in simulating circuits in spice simulators, debugging schematics, plotting and analyzing waveforms
* Demonstrated ability to read and write code in Verilog or System Verilog, use of digital simulators for verifying simple designs
* Work experience withmixed-signal test benches, SVA, functional coverage, constrained randomization and UPF
* Knowledge of any HDL for modeling such asVerilog-AMS; SV-RNM is highly desirable, UVM knowledge is a plus
* Experience of pre and post-silicon verification testflow and automated test benches. Post silicon ATE/PTE vector bringup and bench characterization support.
* Knowledge of test-plan development, coverage (code/functional) analysis, transaction level modelling, constrained random verification, assertion based and formal verification techniques with System Verilog
* Experience with Verilog, System Verilog, Assertions, Python/TCL/Perl/shell-scripting.
* Experience in analog mixed signal verification techniques will be a plus.
Minimum Qualifications:
* Bachelor’s degree in science, Engineering, or related field.
* 3+ years design verification, or related work experience.
Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
About Analog Devices
Analog Devices, Inc. (NASDAQ:) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible. Learn more atand onand.
Responsibilities Will Include:
1. UVM based Design Verification of Digital & Mixed-Signal IP Blocks
2. Work closely with analog and digital design teams to verify RTL and Analog/Mixed-Signal IP blocks in a system level verification environment.
3. Interact with architecture, design, physical design, software, design evaluation and test teams to design suitable verification and DFT strategies.
Skills And Experience
4. Bachelor’s degree in electronic engineering or related field.
5. Solid understanding of basics of analog and digital design, able to describe circuit behavior and functionality
6. Experience in simulating circuits in spice simulators, debugging schematics, plotting and analyzing waveforms
7. Demonstrated ability to read and write code in Verilog or System Verilog, use of digital simulators for verifying simple designs
8. Work experience withmixed-signal test benches, SVA, functional coverage, constrained randomization and UPF
9. Knowledge of any HDL for modeling such asVerilog-AMS; SV-RNM is highly desirable, UVM knowledge is a plus
10. Experience of pre and post-silicon verification testflow and automated test benches. Post silicon ATE/PTE vector bringup and bench characterization support.
11. Knowledge of test-plan development, coverage (code/functional) analysis, transaction level modelling, constrained random verification, assertion based and formal verification techniques with System Verilog
12. Experience with Verilog, System Verilog, Assertions, Python/TCL/Perl/shell-scripting.
13. Experience in analog mixed signal verification techniques will be a plus.
14. Excellent communication skills
Minimum Qualifications:
15. Bachelor’s degree in science, Engineering, or related field.
16. 3+ years design verification, or related work experience.
Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days #J-18808-Ljbffr