OverviewClient: Our client, a leading Multinational Semiconductor Telecom Company, requires Staff or Senior GPU Power Verification Engineer for roles based in Cork City, Ireland.Role: You will work with Architecture and Design teams to understand low power design features and create verification plans, develop a test plan document for the design features, have them reviewed with the design team, develop verification components and testbenches for low power verification, and integrate third party VIPs/UVCs as required. Create constraint random verification environment using System Verilog and UVM.ResponsibilitiesFollow company defined verification methodologiesPerform Power Aware Verification in a random verification environment with embedded firmware running on the designRegress and close the required Low Power coverage metrics to ensure high quality designCreate portable test setup and verification components that can be reused across simulation and emulation platformsPerform failure debug involving hardware/software co-debugWork with tool vendors and push the methodology to improve the verification flowsSystem level RTL simulation and design verificationSupport SoC DV for their integration verification, chip bring up and post-silicon debugEducationBachelor’s degree in Science, Engineering, or closely related fieldExperience3+ years of hands-on experience in System Verilog, OVM/UVM based constrained random verification3+ years in Design validation / Post-Silicon debug3+ years of hands-on experience in developing verification components/UVCs, testbench for RTL verification3+ years of hands-on testbench bringup, integrating third party VIPs, digital design, verification, debugging, and waveform debugging2+ years of experience in UPF based Power Aware verification2+ years of experience in Functional coverage model development and/or code coverage closureProficient with low power SoC design constructs such as clock gates, level shifters, isolation cells and state retention cellsDesirable SkillsMS degree in Electrical Engineering or equivalent; 8 years of practical experienceExperience with Synopsys NLP (native Low Power) toolWorking knowledge of GLS, PAGLS and scripting languages such as Perl, Python is a plusPower Aware Emulation verification experienceHardware/Software Co-verificationWorked on Low Power coverage metrics collection and coverage closureKnowledge of GPU/CPU/DDR/Bus preferredScripting skills using PythonFormal verification experience (AND/OR) Low Power Formal Verification experienceWorking ModelThe company offers hybrid working model of 4 days onsite and 1 day from home.ContactFor further information please contact Mícheál at Software Placements on 00353 1 5254642 or email micheal@softwareplacements.ie
#J-18808-Ljbffr