Join to apply for the Principal Design Engineer role at Cadence.
Cadence is a pioneering leader in electronic design. We develop software, hardware, and IP that transform design concepts into products for dynamic markets such as consumer, hyperscale computing, 5G, automotive, aerospace, industrial, and health.
Job Overview
Lead analog and mixed‑signal design of high‑speed memory interface analog components for DDR memory interface PHYs in leading‑edge technology nodes. Provide technical direction, coordinate the analog IC design team, and identify opportunities for technology advancement in analog design.
Job Responsibilities
* Design high‑speed memory interface products at data rates up to and exceeding 36 Gbps on leading edge technology nodes (e.g., 5 nm FinFET CMOS).
* Design and develop analog/mixed‑signal IC circuit blocks from concept/spec through final verification.
* Work closely with physical design engineers on IC circuit blocks and PMA sections.
* Collaborate with technical team leads in circuit design and architecture.
* Mentor junior design engineers as needed.
* Coordinate with global teams (US, India, China, EU) across different time zones.
Job Qualifications
* BEng or MEng (or equivalent) in electrical or electronic engineering.
* Minimum of 4 years of CMOS design experience, preferably in SERDES, DDR, or high‑speed I/O IC design.
* Strong understanding of jitter and signal‑equalization techniques.
* Design experience in SERDES circuit blocks: driver, receiver, serializer, deserializer, phase interpolator, low‑jitter PLL, high‑speed clock distribution, bias/bandgap, voltage regulators.
* Excellent problem‑solving skills, analog aptitude, clear communication, and teamwork.
* Proficiency in CAD tools for circuit simulation, layout, and physical verification.
* Cadence tool experience and design experience.
* Lab test experience as part of silicon evaluation is advantageous.
Additional Information
Cadence is committed to equal employment opportunity and employment equity at all levels. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.
#J-18808-Ljbffr